This journal is © The Royal Society of Chemistry 2015 RSC Adv., 2015, 00, 1-3 | 1 There is worldwide academic and industrial interest in the science and technology of flexible displays. Much of the research is focused on the development of thin film transistors (TFTs) with excellent electrical behaviour coupled with long device lifetime. An additional desirable feature is the ability to fabricate the TFTs at a low (< 200 °C) temperature, which will reduce the processing costs. In these respects, the semiconductor zinc oxide (ZnO) has received much attention.
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damaged by ammonia in the ZnO solution. In addition, solutionprocessed ZnO TFTs with organic gate insulators can possess relatively low field-effect mobilities. 8 Ko et al. 9 examined solutionprocessed ZnO transistors with a HfLaO X gate insulator. This material, annealed at 500 °C, exhibited a low leakage current and a high dielectric constant; a TFT with good electrical properties was subsequently fabricated (carrier mobility of 1.6 cm 2 /Vs). However, the processing temperature of 500 °C is unsuitable for flexible display substrates.
Organosiloxane-based organic-inorganic hybrid gate insulators have also been studied. 7 Although both ZnO and the gate insulator were formed by spin coating and a relatively low annealing temperature of 230 °C was employed, the devices possessed a field effect mobility of 0.32 cm 2 /Vs, a threshold voltage of 0.89 V and on/off ratio of ~ 10 5 . Silicon dioxide (SiO 2 ), deposited by plasma-enhanced CVD, has been extensively used as a gate insulator for ZnO TFTs as the devices generally show excellent electrical performance, with high mobility, on/off ratio and stability. Commercial production of ZnO TFTs has already adopted SiO 2 as the gate insulator. A disadvantage, however, is that the processing takes place in a high vacuum system at an elevated temperature. A notable recent achievement by Wu et al. 5, 6 is the low-temperature solution processing of printable indiumgallium-zinc oxide TFTs at 150 °C. Relatively high mobilities (> 0.8 cm 2 /Vs) were obtained, although an additional passivation layer was required to achieve high on/off ratios and low leakage currents.
Perhydropolysilazane (PHPS) offers an attractive, lowtemperature route to the preparation of SiO 2 thin films. This precursor polymer is composed of a network of Si-N, Si-H and N-H chemical groups; solution processing can be conveniently used to convert the material into either dense Si 3 N 4 or SiO 2 films, depending on the precise processing conditions. For example, Matsuo et al. 11 have developed SiO 2 films having a density of 2.1-2.2 g/cm 3 , a refractive index of 1.45-1.46 and a dielectric constant of 4.2 using PHPS deposited onto a Si substrate. These parameters are comparable to values for vacuum-processed SiO 2 prepared at a high reaction temperature (density of 2.0-2.3 g/cm 3 , refractive index of 1.46 and dielectric constant of 3.9). In addition, this study demonstrated that PHPS can be transformed into SiO 2 by heat treatment at 450 °C, but the addition of a catalyst to the PHPS can reduce the processing temperature (300-350 °C). Much research is now being undertaken to optimise the conversion method in order to lower further the processing temperature. [12] [13] [14] [15] [16] For example, Bauer et al. 12 introduced moisture during the heat treatment, which had a significant effect on accelerating the reaction, although it still proved difficult to form a fully converted SiO 2 film at temperatures lower than 150 °C.
In this study, a solution-processed SiO 2 gate insulator is prepared from PHPS using spin coating and a low curing temperature of 180 °C. To complete the conversion to SiO 2 , an oxygen plasma treatment is used after the curing process. The film properties are examined using atomic force microscopy (AFM), Fourier Transform Infrared (FTIR) spectroscopy and electrical conductivity measurements. We demonstrate that the plasma-treated SiO 2 gate insulator can be used in a bottom-gate TFT architecture to achieve solution-processed ZnO TFTs with excellent electrical performance.
The conversion of PHPS in a high humidity environment is depicted in Fig. 1(a) . Ideally, hydrolysis and polycondensation are the main routes to form SiO 2 from PHPS. 12 In these processes, hydrogen and nitrogen from the polymer network react with H 2 O, releasing gaseous hydrogen and ammonia, followed by polycondensation by the elimination of water. A schematic diagram of the bottom-gate, top-contact TFT structure used in this study is presented in Fig. 1(b ). An aluminium (Al) gate electrode (100 nm thickness) was first defined by thermal evaporation through a shadow mask onto clean glass substrates. PHPS solution (10% in din-butylether (DEB), DPS-10, DNF Co. Ltd) was spin-coated at 3000 rpm for 30 sec (as-deposited PHPS), followed by pre-annealing on a hotplate for 5 min at 150 °C (pre-annealed PHPS). The PHPS films were then cured on a hotplate for 1 hr at 180 °C in an Espec SH-641 bench-top type temperature and humidity chamber. The temperature of the environmental chamber was 75 °C with a relative humidity (RH) of 75% (cured PHPS). The final thickness of PHPS after curing was about 200 nm.
Following curing, the films were treated using an oxygen plasma system (Yield Engineering System Inc., YES-R3) for 10 sec at an RF power of 40 W (plasma treated PHPS). Details of the ZnO solution preparation have been described in a previous paper. 17 The ZnO solution was deposited as the active layer (< 20 nm thickness) on PHPS/Al/Glass, before and after plasma treatment, by spin coating for 30 sec at 3000 rpm and annealing in air at 140 °C for 30 min. Finally, Al source/drain (S/D) electrodes, 100 nm thickness, were deposited by thermal evaporation through a shadow mask. The ratio of channel width to length (W/L) was 20 (W = 4000 µm/ L = 200 µm). The morphology of PHPS deposited on Al/glass substrates was measured using a Digital Instruments Nanoman II atomic force microscope (AFM). Chemical structural changes due to plasma treatment of the PHPS films were identified using a Nicolet Nexus FTIR spectrometer. To examine the dielectric properties of PHPS before and after plasma treatment, top Al electrodes with an area of 0.8 x 10 -2 cm 2 were deposited through a shadow mask by thermal evaporation. The current density, J, versus electric field, E, was measured using a Keithley 2400 SourceMeter. Electrical characterisation of the transistors was undertaken in the dark and in air using a Keithley 4140B pA meter/DC voltage source. The surface morphology and wettability were investigated using an AFM and water drop contact angle measurement system, respectively. The surface wettability and roughness of the insulator layer are directly connected to the device performance of bottom-gate, top-contact TFTs. A rough insulator surface generally provides carrier trapping sites, which leads to poor electrical performance. The arithmetic average roughnesses for cured PHPS and plasma treated PHPS obtained from AFM images are both approximately 0.23 nm (Fig. S1 ). This indicates that the PHPS has a smooth surface, and plasma treatment does not cause surface damage.
In bottom-gate, top-contact TFT architectures, the active layer is coated on top of the gate insulator layer, which means that a hydrophilic surface is necessary in order to form an active layer having a uniform surface. Figure 2 shows the profile of a water drop applied to cured PHPS (a) before and (b) after plasma treatment. The hydrophobic cured PHPS surface (contact angle ~ 75 °) is clearly changed to hydrophilic (contact angle ~ 2 °) by the plasma treatment. The effect that this processing has on the subsequent deposition of the ZnO active layer was investigated using tapping mode AFM. Figure 2 (c) reveals the distribution of ZnO across a cured PHPS surface. Relatively large grains are evident and it seems unlikely that there would be a continuous channel path between the S and D electrodes. The AFM image in Fig 2(d) shows the surface of a ZnO film on top of a plasma-treated PHPS layer. The distribution of the material is much more uniform and a continuous film can be seen. AFM images contrasting the surface morphologies of the evaporated aluminium, the as-deposited PHPS thin film and the pre-annealed PHPS are provided as Supplementary Information. Figure 3 depicts the FTIR absorption spectra of cured PHPS films before and after plasma treatment. Further FTIR data, including a table of peak assignments, are provided as Supplementary Information. It is common that SiO 2 networks can be formed by hydrolysis of Si-NH bonds and subsequent formation of Si-O bonds at temperatures above 300 °C. 11, 15, 16 As shown in Fig. 3 , the cured PHPS film reveals peaks corresponding to N-H bonds (stretch at 3360 cm -1 , bend at 1180 cm -1 ), Si-H bonds (stretch at 2160 cm -1 ) and Si-N bonds (stretch at 920 cm -1 and 840 cm -1 in Si-N-Si) with a weak Si-O bond (rock at 460 cm -1 , stretch at 1060 cm -1 ). 18, 19 This suggests that the PHPS film is only partially converted to SiO 2 by the curing process at 180 °C. However, the spectrum is significantly changed after the oxygen plasma treatment. The bands at 1183 cm -1 and 3360 cm -1 (N-H) and 2160 cm -1 (Si-H) all diminish in intensity, whereas the band at 460 cm Table. 1. Summary of the electrical performance of ZnO TFTs using cured PHPS, before and after plasma treatment. conductivity is comparable to that of the solution-processed insulator (10 -6 A/cm 2 ).
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Solution-processed ZnO TFTs with cured and plasma-treated PHPS insulators were fabricated to investigate the potential of these films as gate insulators in these devices. Figure 5 shows the drainsource current, I DS , versus drain-source voltage, V DS (output characteristics (a) and (b)) and I DS versus gate voltage, V G (transfer characteristics (c)). The output characteristics of both devices showed typical n-channel operation, with large hysteresis between the forward and reverse V DS scans observed for ZnO TFTs with cured PHPS (Fig 5(a) ). Figure 5 (c) contrasts the transfer characteristics of ZnO TFTs with cured PHPS and plasma treated PHPS, both measured in air; V DS was fixed at 50 V, and V G was swept reversibly from -10 V to 80 V. The parameters extracted from the transfer curves are summarised in Table 1 . The values of mobility and threshold voltage, V TH , were extracted from the slope of the forward scan and x-intercept, respectively, of a plot of (I DS ) 1/2 against V G . The subthreshold swing, SS, values were extracted from the linear portion of the log I DS vs V G plot of the forward scan. In addition, the changes in interface trap density values, D it , were calculated using
where N ss is the density of bulk traps and t ch is the thickness of the channel layer. 23 D it was estimated on the assumption that N ss t ch ≪ D it . The ZnO TFTs based on thermally cured PHPS revealed a mobility of 0.01 cm 2 /Vs, on/off ratio, I on /I off , of ~10 2 and V TH of -1.2 V with large hysteresis, as shown in Fig 5(c) . However, a marked improvement in the device performance was observed for ZnO TFTs with plasma treated PHPS. The mobility and on/off ratio were increased to 3.2 cm 2 /Vs and ~10
7
, respectively, and there was negligible hysteresis between forward and reverse scans. In addition, V TH was slightly shifted to -1.4 V. Moreover, Table 1 reveals that the plasma processing provides a significant reduction in D it , suggesting that this process modifies the electronic nature of the interface between the ZnO and the PHPS as well as affecting the bulk of the insulating layer (i.e. increasing its electrical resistance).
We have also taken the opportunity to investigate the variability in the electrical behaviour of individual devices. In our preliminary study, a batch of sixteen devices was fabricated. In the case of the devices based on the cured PHPS, 9/16 structures exhibited working transistor characteristics; the yield improved to 15/16 for devices fabricated with the plasma processing. The average values for the mobility and on/off ratios (values averaged for the working devices) were 6x10 -3 cm 2 /Vs and 5.1x10 2 , respectively for the devices based on the cured PHPS and 1.9 cm 2 /Vs and 1.5x10 7 for TFTs fabricated using plasma processing.
It is significant that our ZnO TFTs with plasma treated PHPS exhibit a high mobility compared with other reports on ZnO TFTs produced by solution processing at low temperature (processing temperature of 200-300 °C, mobility of less than 0.5 cm 2 /Vs). 7, 8, 24, 25 It is known that unreacted groups resulting from incomplete PHPS conversion can be attributed to degradation of electrical properties such as large hysteresis, because they act as carrier trapping centres at the semiconductor/dielectric interface and/or in the bulk of the dielectric. [26] [27] [28] [29] Our FTIR studies suggest that these residual groups are completely removed and a SiO 2 network is fully formed following plasma treatment. In addition, ZnO is evenly distributed on the plasma treated PHPS surface, resulting from a change in the surface wettability, as evidenced by AFM. In summary, a solution-processed SiO 2 gate insulator with good electrical properties has been prepared at the relatively low temperature of 180 °C. Subsequent oxygen plasma treatment of this thermally cured thin film led to a modification of the surface properties and an improvement in its electrical resistance. Solutionprocessed ZnO/PHPS TFTs with this plasma treatment achieved a mobility of 3.2 cm 2 /Vs, V TH of -1.4 V and on/off ratio of ~10 7 with negligible hysteresis. No additional passivation layer between the semiconductor and insulator was needed to achieve this performance. These results suggest that SiO 2 formed from cured PHPS followed by plasma treatment could be a good candidate as the gate insulator material for high performance solution-processed ZnO TFTs.
